A genetic algorithm approach for global routing of VLSI circuits
نویسندگان
چکیده
منابع مشابه
A Genetic Algorithm for Channel Routing in VLSI Circuits
A new genetic algoriihm for channel routing in $he physical design process of L'LSI circtiis i5 prestsfed. The algorithm is bused on a problem specific represen-iadion scheme and problem speciJc genetic operators. The geneiic encoding and our genelic operators are descrabed in defoii. The performance of.the algoriihnt is tested on difleerrnl benchmarks and it is shown that the results obdained ...
متن کاملA parallel genetic algorithm for performance-driven VLSI routing
This paper presents a novel approach to solve the VLSI (very large scale integration) channel and switchbox routing problems. The approach is based on a parallel genetic algorithm (PGA) that runs on a distributed network of workstations. The algorithm optimizes both physical constraints (length of nets, number of vias) and crosstalk (delay due to coupled capacitance). The parallel approach is s...
متن کاملA genetic algorithm approach for problem
In this paper, a genetic algorithm is presented for an identical parallel-machine scheduling problem with family setup time that minimizes the total weighted flow time ( ). No set-up is necessary between jobs belonging to the same family. A set-up must be scheduled when switching from the processing of family i jobs to those of another family j, i j, the duration of this set-up being the sequ...
متن کاملAn Efficient Rectilinear Steiner Tree Algorithm for Vlsi Global Routing
As we move to deep sub-micron designs below 0.18 microns, the delay of a circuit, as well as power dissipation and area, is dominated by interconnections between logical elements (i.e. transistors)[1]. The focus of this paper is on the global routing problem. Both global and channel routing are NP-hard[2]; therefore, all existing solution methodologies are heuristics. The main aim is to develop...
متن کاملThe Retiming and Routing of Vlsi Circuits
In this thesis, we explore three problems arising during the logic synthesis and physical design stages of VLSI circuit design. We rst present a new formulation for the retiming of single-phase clocked circuits containing latches. Then, we discuss crosstalk optimization in channel-based routings, and nally present a new performance-driven algorithm for the layer assignment of critical global ne...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Engineering & Technology
سال: 2018
ISSN: 2227-524X
DOI: 10.14419/ijet.v7i2.21.12450